

Boosting Long Term Evolution (LTE) Application Performance with Intel<sup>®</sup> System Studio

"Intel® System Studio provides several key components to facilitate the product development, performance tuning and code debugging. It is a convenient, efficient and powerful tool for real time application development in

> – Peng Cao, Project Manager, CID Wireless Shanghai Team

wireless segment."

### **Challenge:**

- Deliver high performance code for time-critical tasks in LTE wireless communication applications.
- Implement sophisticated algorithms to increase telecommunication network efficiency by leveraging general purpose x86 processor power.
- Build stable and efficient code that is future proof. The software needs to be able to migrate to future generations of Intel processors and chipsets to take advantage of new silicon architectures.

### Solution:

• Intel<sup>®</sup> System Studio presents a wide variety of tools within a single tool chain for signal processing to application processing to obtain great computing performance, short development cycle and product simplification.

#### **Benefit:**

- Achieving the performance requirement for a LTE reference design code.
- Great efficiency for development, performance tuning, and debugging.
- Approximately six-fold increase in processing performance compared to the plain C code implementation.

# How Intel System Studio was applied to deliver high performance code for the LTE application

In order to increase the speed and efficiency of telecommunications networks, modern wireless communication standards such as Long Term Evolution (LTE) apply sophisticated algorithms and demand high performance computation to process signal data. Their algorithms often include several computationallyintensive parts such as Fast Fourier Transform (FFT), multiple-input and multiple-output (MIMO), channel estimation, and turbo decoding. These operations are required to complete within a limited time slot, and their implementations need to be well optimized to utilize the full hardware computing capabilities.




Figure 1: Evolved Node B(eNodeB) functionality example

Figure 1 shows the typical functionality partition of the Evolved Node B(eNodeB) side in a LTE network. Among all these functional modules, The L1 (physical layer) part has many real-time computation-intensive modules such as DFT, IDFT, FFT, and MIMO. With the support of Intel System Studio, these real time modules can be implemented in pure software mode and run on the latest Intel Architecture while meeting real time constraint and providing sufficient throughput. The code base guarantees that Intel Architecture has the capability and flexibility to implement and deploy LTE eNodeB functionality in the real world. Intel Communications Infrastructure Division team and Intel Labs China developed a reference design platform that provided the L1 Common Public Radio Interface connection and functions of next-generation mobile LTE radio access network with Intel Architecture. By using Intel System Studio, the reference code demonstrates considerable performance improvement. For example, the MIMO functions optimized with Intel<sup>®</sup> Advanced Vector Extensions 2 (Intel AVX2) instructions called from Intel<sup>®</sup> Integrated Performance Primitives (Intel<sup>®</sup> IPP) function provide nearly six-fold performance gain over the plain C implementation.

## Intel<sup>®</sup> System Studio Solution

Intel System Studio provides a comprehensive and integrated tool suite that help developers deliver the next generation of power efficient and high performance embedded applications.

Intel System Studio includes several components for code developing, debugging, and performance tuning:

### Intel IPP, the optimized building block libraries:

Delivering the efficient multiple-input and multiple-output (MIMO) code is an important part of the application. This algorithm spreads the same total transmit power over the antennas to achieve an array gain, enabling reliable operation, low energy consumption, and high data rates within limited bandwidth. The most computationally intensive kernels of these operations are based on fast small matrix computations. Intel IPP provides ready-to-use and efficient functions for the MIMO algorithm. The Intel IPP MIMO functions are simple interfaces which take a receiver signal as the input and return an estimated transmit

signal so that a minimum mean square error is achieved. By calling such functions, users do not need to care about the low level code tuning to acquire the high efficient code.




Figure 2: Multiple-input and Multiple-output

The Intel CID Wireless software teams benchmarked their reference software using Intel IPP, which showed considerable speedups: They compared pure C implementation code with the IPP functions. The test was performed on Intel Xeon® E5-2630L processors and measured several Intel IPP MIMO functions. Compared with pure C implementation code, the IPP functions provide about six-fold performance gain due to the optimization of the Intel Advanced Vector Extensions 2 (Intel AVX2) instructions.




Figure 3: The MIMO functions performance comparison between C code and Intel IPP functions.

In addition to the MIMO functions, Intel IPP provides a diverse range of other signal processing functions including Discrete Fourier Transform, single filtering, convolution, and sampling. These functions provide easy and high efficient ways to process the signal data for the embedded applications. The software developers only need to focus on the implementation of the high level functionality, while Intel IPP provides the low level high optimized building blocks for high performing code.

The leading compiler for code vectorizaton: High performance wireless communication code needs to utilize Single Instruction Multiple Data (SIMD) instructions to process data in parallel. Multiple data values are loaded into the SIMD registers, and then operations are performed on all data elements at once. As one of the components of Intel System Studio, the Intel<sup>®</sup> C++ Compiler offers a rich set of machine independent and machine specific optimizations to maximize performance. Intel C++ compiler can generate the vectorized code automatically, and also supports programming for intrinsics which allow developers to write their own implementation with SIMD instructions directly.

The Intel wireless eNodeB signal processing reference design code was compiled with the Intel C++ Compiler, providing a substantial performance increase due to autovectorization. For example, the major data type in the reference design code is 16-bit fixed point. With the Intel AVX2 instructions, each operation can handle 16 data values instead of 1 data value for scalar, as shown in the Figure 4.




Figure 4: Processing data in parallel with Intel SIMD instructions

"The eNodeB signal processing reference design code is very sensitive to real time performance. Intel C++ Compiler maximizes our code performance to meet real time constraints in the application via support of high efficiency instructions from the latest Intel architecture. It's an outstanding tool to demonstrate high performance, portability and scalability of Intel architecture in the Telecom area", said Peng Cao.

System performance and power analysis: For embedded applications, Intel® VTune™ Amplifier 2014 for Systems provides ways to identify and locate performance bottlenecks in the code. It allows the developer to analyze in-depth CPU, GPU and System-on-Chip (SOC) activities, and events. To understand how power is consumed in the application, the Intel® Energy Profiler can identify wake-up causes, timers triggered by application, and interrupts. The LTE eNodeB software teams used Intel® VTune™ Amplifier to collect and display software performance data, hardware events with call stacks, and also find hot spots even in small functions. VTune Amplifier shows the results and problem with the related source code, so it is easy to quickly understand the performance problem of the application.

🕘 Analysis Target 📅 Analysis Type 🛙 🕅	Summary 🚳 Bottom-up	Caller/Callee	🗳 Top-down Tree 🔣	Tasks and Fe	ames						
uping: Function / Call Stack											Hardware Event Sample
Function / Call Stack	CPU Time by Utilization+ 🛠 🕅	Instructions Retired	Overhead and Spin	CPIRate	Wait Rate	CPU Freq	Wait Inac Time Time	Module	Function (Full)	1	Viewing ↓ 1 of 1 ▷ selected stack(s 100.0% (5.335s of 5.335s)
ain	9.505s	1,793,056,033	0.030s	9.502	3.566	0.896	6.259s 0.696s	app_process	main		libbouncingball.solcollisionBallBallWor
olisionBallBallWorker	5.335s	5,390,948,453	0s	2.002	0.000	1.012	0s 0.118s	libbouncingball.so	collisionBallBallWorker(Ball*)		
etermineMinAndMadndices	1.191s	885,075,859	0s	2.675	0.000	0.995	Os 0.011s	IbGLESVI CM POWERVR SGX	DetermineMinAndMadIndices		libbouncingball.so/updateState+0xc7 -
/RSRVBridgeCall	0.900s	483,295,762	0s	3.334	1.591	0.896	1.061s 0.076s	libsry_um.so.1.9.2291151	PVRSRVBridgeCall		libbouncingball.solJava_com_intel_bo.
awVertexArray	0.7125	460,841,779	05	3.064	0.000	0.992	0s 0.008s	IbGLESv1_CM_POWERVR_SGX	DrawVertexArray		[Dynamic code]linvokeArgsDone_nativ
va com intel bouncingball BouncingBallAct	0.6445	447,597,520	0s	2.907	0.000	1.011	Os 0.008s	libbouncingball.so	Java com intel bouncingball BouncingBallAct		libdvm.soldvmMterpStd+0x45 - [Unkn
a ex glDrawElements	0.613	399.865.958	05	3.097	0.000	1.010	05 0.0255	IbGPA.so	gpa_ex_glDrawElements(GpaHookContext.com	5	libdym.soldymInterpret=0xd3 - IUnkn
RSRVUnlockMutex	0.550s	353.622.941	0.531s	3,112	0.000	1.000	Os 0.016s	libsry um.so.1.9.2291151	PVRSRVUnlockMutex		and the data section of the section
ES1EmitState	0.346s	239,613,920	0s	2.888	0.000	1.000	0s 0.004s	ibGLESv1_CM_POWERVR_SGX	GLES1EmitState		libdvm.soldvmCallMethodV+0x2bb -
tePDSUSEShaderSAProgram	0.2235	177,706,113	01	2.457	0.000	0,978	Os 0.005s I	IbGLESv1 CM POWERVR SGX	WritePDSUSEShaderSAProgram		libdvm.soldvmCallMethod+0x35 - [U
xc@0x3845	0.215s	98.636.028	05	3,732	0.000	0.857	0s 0s :	Edx	func@0x3845		Nodvm.solinterpThreadStart+0x3f5 - [
werCollectorcreedCurrent	0.165s	34 379 039	01	12,895	1.048	1.347	1,8081 0.0061	IbGPA EGL.sp	PowerCollector:readCurrent(long long)		libc.sol_thread_entry+0x140 - [Unkno
tupBuildFFTNLShaderConstants	0.1625	117,811,313	04	2.745	0.000	1.000	05 0.0036	INGLESVI CM POWERVE SGX	SetupBuildFFTNLShaderConstants		libc.solfunc@0x284a6+0x16 - [Unknow
ataSocket::Send	0.1565	8.023.548	0s	18,967	0.000	0.488	0s 0.107s	IbGPA EGL.so	CDataSocket:Send(void const*, int)		
ddSegment	0.156s	100 517 928	01	3.075	0.000	0,994	05 0.0115	IbGLESCapture.so	AddSegment(std::vector <segment, std::allocat<="" td=""><td></td><td></td></segment,>		
BUF_GetBufferSpace	0.152s	105,796,702	05	2,886	0.000	1.005		IbGLESv1 CM POWERVR SGX		1	
ult/Astrix	0.1385	117,543,893		2,391	0.000	1.015		IbGLESV1 CM POWERVR SGX			
eReader::Refresh	0.1175	28 184 275		5,646		0.681		IbGPA EGL.sp	FileReader_Refresh(void)		
aptureLib::IsCapturing	0.1065	60.817.592				1.009			CaptureLib::IsCapturing(void)		
shModelViewMatrix	0.103s	70.374.003	05	2.913				IbGLESv1_CM_POWERVR_SGX			
Selected 1 row(s)		5 390 948 453				1.012		and and and an an and	r un moder lemma un		
Sected 1 (04(5)	2,335	3,330,340,433	03	2.002	0,000	1,012	02.01102				

Figure 5: Intel<sup>®</sup> VTune<sup>™</sup> Amplifier for Systems provides advanced performance data and visualized results to analyze the performance problems.

### Conclusion

Intel System Studio components were used to optimize the LTE wireless software stack. The tool suite provides developers valuable tools to implement embedded solutions that are reliable, high performance, and power efficient. Intel System Studio provides a simple approach for software teams to deliver high performance LTE reference code with enhanced productivity.

- Speed-up development and testing with deep hardware and software insights.
- Enhance code stability using in-depth system-wide debuggers and analyzers.
- · Boost power efficiency and performance using system-wide analyzers, compiler and libraries.

### To learn more visit: http://intel.ly/system-studio



For more information regarding performance and optimization choices in Intel® software products, visit http://software.intel.com/en-us/articles/optimization-notice. Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel® microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimization not specific to Intel® microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

#### **Optimization Notice**

Notice revision #20110804

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

© 2014, Intel Corporation. All rights reserved. Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries. "Other names and brands may be claimed as the property of others Printed in USA 0414/BLK/CMD/PDF Please Recycle 330597-001US